Abstract: This study presents the modelling and design steps of a discrete time recursive repetitive controller (RC) to be used in a grid-connected photovoltaic (PV) system. It is shown that the linear synchronous reference frame proportional-integral controller, originally designed to control the converter's output currents, may have its effectiveness compromised because of non-linearities in the system components. A RC is introduced as an alternative to overcome this drawback and improve the system's output currents. The performance of the designed hybrid controller is tested, under both steady-state and transient operations, for variations on the power generated by a 30 kWp PV power plant. Experimental results obtained from the operation of the PV system connected to a distribution network, without output passive filters, only through a transformer that operates in a nonlinear region are presented. The results are used to evaluate the performance of the proposed compensation method and to validate the designed hybrid controller.
Introduction
The integration of small and medium capacity sustainable sources-based distributed generation systems (DGS) into the electric grid is an effective way to meet growing electricity demands. It also minimises the impacts caused by the reduced energy offer because of environmental restrictions and the depletion of fossil fuels reserves. Among renewable energy sources, photovoltaic (PV) systems are one of the most up to date presenting a robust and exponential growth [1] . The use of DGS, together with other technologies such as energy storage systems (e.g. flywheels, batteries, hybrid, non-hybrid electric vehicles and so on), real time management, automation and measurement systems, have been responsible for structural changes in the operation of the modern electric system, where consumers can also act as energy producers [2] .
Several converter topologies have been proposed to integrate the PV systems into the electric power system [3] . They can be divided in three major classes: (i) based on low-frequency transformer coupling; (ii) based on high-frequency transformer; and (iii) transformerless topologies.
Transformerless topologies have the advantages of higher efficiency and reduced size. However, they present the issues of ground leakage current and DC current injection into the grid. On the other hand, when galvanic insulation is mandatory, topologies based on transformers must be used. Although high-frequency transformer eliminates the ground leakage currents, it does not prevent DC current injection [4] .
Based on the fact that the IEC 61727 [5] and IEEE 1547 [6] standards set limits for the maximum allowable amount of DC current which can be injected into the grid, the classical solution with line frequency transformer between the converter and the grid will be used on this work. This solution besides preventing the DC current injection it guarantees galvanic isolation and voltage level adjustment.
In Fig. 1 , a DGS single-line diagram composed of PV arrays connected to a voltage source converter (VSC) input terminals, together with acquisition system, signal conditioning and controls is depicted. The interface between the VSC and the grid is done only by a transformer, where its leakage inductances are used to attenuate the switching frequency. This approach eliminates the output low-pass filter reducing the system size and cost.
Several strategies may be used to control the interface converter. Historically, the first control methods were developed in the natural or abc frame [7] . In this approach, it is common to use non-linear controllers (e.g. hysteresis controller) which need a high sampling frequency and a variable switching frequency.
As an alternative, the stationary αβ0 frame can be used. This strategy, when applied to a three-wire system reduces the number of variables to be controlled [7, 8] . However, as in the previous case, the currents and the voltages are time varying waveforms.
In the dq0 frame, the variables are referred into a coordinate system synchronised with the grid AC signals [9] . The advantage of this strategy is that the signals in the synchronous frame are no longer AC, but DC signals. This allows the design of simple linear controllers [e.g.
proportional-integral (PI)] [10] . Nevertheless, a phase locked-loop (PLL) is required to estimate the angle of the grid voltages in order to guarantee the correct transformation [11, 12] .
Recently, with the advent of faster micro and digital signal processors (DSP) new control strategies have been investigated and proposed [13] [14] [15] [16] [17] .
This paper describes the design of a repetitive controller (RC) to be connected in parallel with a PI controller, originally designed in the synchronous reference frame (SRF). The objective is to compensate distorted currents generated by a PV system, especially when the DGS is connected to the grid without output passive filters. The connection transformer's leakage inductance is used as the interface between the converter and the AC network.
Initially, an analytical model is presented in the abc frame and then it is discretised and referred into a SRF. The aforementioned model is used to design the DGS current controllers. When the system is connected to the grid, distorted currents are generated because of the non-linear behaviour of the connection transformer. With the design and the inclusion of a RC, the distorted current is compensated. The RC performance is tested under steady-state condition and under variations of the generated power. Experimental results are presented to demonstrate and validate the performance of the proposed hybrid controller.
AC-side model
In Fig. 1 , a grid-connected three-phase single-stage PV system [18] is shown. In this configuration, each PV array is composed of the series connection of PV panels. The number of the series connected panels must ensure that the value of the DC voltage is high enough to inject active power into the AC grid.
Neglecting the switching harmonics, the following relations for the output currents can be written [19] Using the zero-order hold (ZOH) method [20] to discretise the systemẋ(t) = Ax(t) + Bu(t) given in (1) (see Appendix 1), and applying the Park transform to the resulting discrete time system (see Appendix 2), the following state-space representation in the SRF can be written
where the subindex d, q and 0 are used to identify the currents and voltages in the new coordinate system; (n + 1) and (n) represents the discrete time t n + 1 = (n + 1)T s and t n = nT s , respectively. n is a positive integer that represents the sampling time; T s is the sampling period; 
The matrices Φ(n) and Γ(n) are given in Appendix 2. The value of θ n+1 , used in the (27) and (28) to transform the system in abc coordinates into dq0 frame, can be estimated by the numerical integration of dθ/dt = ω under the sampling period T s . It is found to be
where ω(n) is the grid voltage angular frequency estimated in the discrete time t(n) by the PLL algorithm [12] .
Substituting (3) into (27) and (28), it can be assumed that
Therefore the matrices Φ(n) and Γ(n) can be written in a simplified form
and
where
. One point that needs to be emphasised is that the coupling terms between the direct-axis and quadrature-axis currents in (2) are multiplied by aω(n)T s instead of ωL as in the continuous time case. Another important difference between the continuous and discrete time systems is that in the latter a coupling term appears between the d-axis and q-axis voltages which is not seen in the continuous time domain.
From (2), (4) and (5) and introducing new control variables u d (n) and u q (n) the following relations for the voltages at the converter's terminals can be written
By doing so, the current and voltage coupling terms between the two axes are eliminated. The inclusion of the terms v d,pcc (n) and v q,pcc (n) has a feedforward action mitigating the influence of the grid voltage on the current controller. Substituting (6) and (7) into (2) follows
In this new system, the dynamic behaviour of currents i d (n + 1) and i q (n + 1) is decoupled and can be directly controlled by u d (n) and u q (n), respectively. The rows and columns related to the 'zero' sequence are eliminated from (8) because it is a three-wire system. The current control block diagram is depicted in Fig. 2 , where the modulation signals m d (n) and m q (n) are used to control the output current. The F a (z) blocks are analogue anti-aliasing filters represented in the discrete time, and C i (z) is the transfer function of the current controllers.
Note in Fig. 2 that m d (n) and m q (n) are divided by V DC (n)/ 3 √ due to the fact that a space vector modulation is used [21] . This procedure, in addition to normalising the modulation signals, has a 'feedforward' action, mitigating the effect of V DC fluctuations on the current controller's output signals. The coupling terms associated with the variables v d (n) and v q (n), given in (6) and (7) , are neglected because these variables are multiplied by the factor ω(n)T s considered small. The delay z −1 is introduced to model the DSP processing time.
External loops may be designed to control the active and reactive power, the level of DC and AC voltages, or a combination of the previous variables [10, 18] . The study and design of the aforementioned controllers will not be addressed in this paper. A discrete-time PI current controller C i (z) is chosen as
Assuming that the filter F a (z) has a unity gain in the operating range of the current controller C i (z), the proportional gain k p, i and the time constant t i can be specified in such a way that the plant's pole is cancelled with the controller's zero. By doing so, the transfer function of the closed-loop system will behave as a first-order system and the controller's parameters can be calculated by
Furthermore, in order to achieve a satisfactory transient response, the parameters of the current controller should be chosen in such a way that the transfer function of the closed loop has a time constant t between 0.5 and 5 ms [10] . In Tables 1 and 2 are shown the parameters of the PV DGS and of the controller C i (z), respectively. The controller was designed based on the criteria described above. In Fig. 3 , the frequency response for the closed-loop system is shown. The d-axis and q-axis controllers are designed with identical parameters in order to ensure a similar dynamic behaviour.
Experimental results
The current controllers were implemented using a fixed-point TMS320F2812 DSP from 'Texas Instruments'. The experimental setup is depicted Fig. 4. In Fig. 5a , the instantaneous currents injected into the AC grid in steady state are shown. The reference signal i * d (n) = 39 A was generated by the block MPPT and DC voltage controller in Fig. 1 , where the maximum power point tracking (MPPT) algorithm implemented can be found in [22] . The objective of this block is to track the maximum power point and regulate the DC voltage when it is disturbed by variations in the generated power. The reference signal i * q (n) was set to 0 A. Fig. 5b depicts the 'a' phase harmonic spectrum, where the total harmonic distortion (THD) is 9.13%. Note that the magnitude of the fifth and seventh harmonics, as well as the THD, are above the limits recommended by IEEE [23] .
As the converter is connected directly to the terminals of the interface transformer, the voltage with high-frequency components forces the transformer to operate in a non-linear region. Consequently, it distorts the currents.
To avoid the aforementioned problem, the connection transformer can be oversized or passive filters can be connected between the static converter and the transformer. In both cases, there is an increase in volume and cost of the DGS. The next section provides an alternative solution for this problem based on a RC.
RC design
RCs are based on the internal model principle [24] , in which a copy of the signal to be followed can be synthesised either recursively [25] or using discrete Fourier transform [26] .
The recursive RC has a positive feedback loop compound by time delays that adds to the actual error signal errors of previous periods [15, 17] . Therefore, a RC controller reduces gradually, through successive compensations, the error between the reference and the output signal.
In 
where F lp (z) is a low-pass filter to attenuate the high-frequency noise present in the error signal; k rc is the RC gain; g is a gain whose function is to increase the system's stability margin; and z m is a phase lead compensator, where m is an integer number; N = ( f s /f 1 ); f 1 is the fundamental frequency and f s = 1/T s is the sampling frequency.
From Fig. 6 , and in view of the functions which relate I d (z), I * d (z) and D(z), the following equation for the error E d (z) can be written [15] 
where C(z) = C i (z) + C rc (z) and P(z) = 1 + C(z)G(z)F a (z). Substituting C(z) into P(z), after some manipulation the resulting expression becomes (14) where
is the system's closed-loop transfer function without the RC.
Analysing (14), it can be seen that the system will be stable if the roots of the polynomial 1 + C i (z)G(z)F a (z) are inside the unit circle. This condition is satisfied by the PI controller designed in the previous section. In addition, it must be ensured that
The filter F a (z) is an anti-aliasing filter designed with a 6 Hz cut-off frequency. Therefore, since it presents an unitary gain and a negligible phase delay for frequencies below the controller's bandwidth, it can be eliminated from (15) . Substituting (12) into (15) gives
From (16), it can be concluded that the previous conditions will be satisfied if
Based on the fact that z −N = e −jωN has an unitary gain, (17) can be rewritten as
Supposing that the low-pass filter has a frequency response given by F lp (e jv ) = A lp (v)e ju lp (v) , where A lp (ω) is the amplitude and e ju lp (v) is its phase. In the same way, writing v) , (18) can be rewritten as
where δ(ω) = θ lp (ω) + θ cl (ω) + mω.
Isolating the real and imaginary parts of (19) and computing the magnitude yields
Therefore the solution for k rc must obey the restriction
Consequently, the system stability with the inclusion of the RC will be ensured if
To improve robustness of the controller regarding uncertainties not modelled, a deviation (Δz) can be introduced in the closed-loop transfer function C cl (z). Therefore the new transfer function of the plant C′ cl (z) can be written as
Assuming that the C′ cl (z) poles are inside the unit circle, |Δ(z)| ≤ Δ max , where Δ max is the maximum deviation, and by denoting f as the maximum phase deviation, (22) can be redefined as Fig. 7a depicts the behaviour of k rc as a function of the constant g for different values of (δ + f). The curves were obtained from (24) . Note that the larger the value of (δ + f) the less is the range of values which k rc ensure system stability.
The choice of g < 1 provides an increase in the range of stable k rc values. This feature is interesting because it incorporates robustness to the closed-loop system with regards to parameter variations. Another important feature is that the stability of the system will only depend on k rc . For g = 1 the system is stable only if |δ(ω) + f| < 90°as can be seen in Fig. 7b .
The proper design of the phase lead filter is quite important to effectively compensate high-order harmonics components. This filter must compensate the delays introduced by the control system. Therefore choice of m in (12) is essential to achieve good results. In Fig. 8 , the phase of C cl (z)z m is shown as a function of m. Note that the larger the value of m, greater the phase margin and smaller the range of frequencies that can be compensated. Therefore a good tradeoff between the two previous features should be taken into account in the design of this filter. Bearing in mind the harmonic spectrum of Fig. 5b and making m = 3 it is possible to mitigate until the 13th harmonic. This choice not only compensates the phase of the interest harmonics, but also ensures a greater system stability with respect to the higher harmonic components that are not eliminated by the filter F lp (z).
From Fig. 8 and assuming m = 3, f = 0.1·δ and max{A lp (ω) A cl (ω)(1 + Δ max )} = 1.1, the value of k rc in (24) will be smallest when δ = −45°. Therefore, choosing g = 0.96, k rc must be <1.36 to keep the system stable.
In order to analise the stability margins of the designed system, the Nyquist diagram of C rc (z)C cl (z) is plotted in Fig. 9 . Note that the distance to the critical point (−1, 0j) η is equal to 0.528, which ensures a good stability margin and an asymptotically stable closed-loop response.
Experimental results
One of the advantages of using digital control is the easiness and flexibility to modify and/or integrate new functionalities to the originally designed controllers [21] . Therefore to improve the output current waveforms, two RCs are connected in parallel with the PI current controllers, one for the d-axis and another for the q-axis. The RC parameters are given in Table 3 . Fig. 10a shows the currents at the converter's terminals with the inclusion of a RC. Fig. 10b depicts the harmonic spectrum of the 'a' phase current. A comparison between Figs. 5b and 10b show that the output currents are improved achieving a power quality indicator that is suitable according to [23] . This statement can be proven by comparing the THD in both cases. It is reduced from 9.13%, without the RC to 1.67% with RC.
In Figs. 11a and b, the dynamic behaviour of the 'a' phase current and the DC-link voltage can be observed for a positive and a negative step in the active power, respectively. Those changes were implemented by connecting and disconnecting a series PV array to the DC bus in Fig. 1 , respectively.
The analysis of the previous figures confirm the good performance of the designed hybrid controller under both steady-state and transient conditions.
Conclusions
This paper presented the modelling and the design of a discrete-time hybrid current controller based on a PI part and a repetitive part. The method is intended to be used in a three-phase, single-stage PV generation system. The PI controller design is done based on the discrete-time analytical model of the interface converter. The designed controller is not sufficient to ensure that the converter synthesises sinusoidal currents as a result of non-linear operation of the connection transformer. This undesired behaviour could have been avoided by introducing passive filters to be connected between the converter's terminals and transformer. However, besides increasing the volume and cost of the DGS, these filters can cause harmonic resonance issues if many of those systems are connected to the power distribution system. Alternatively, a RC is introduced to compensate the distortions in the output current. This solution does not lead to any change in the hardware originally developed. The design of the RC gains and filters are based on the stability analysis and frequency response. Experimental results proved the effectiveness of the proposed strategy under both steady-state and transient conditions.
Acknowledgments 10 Appendix 1: discretisation
Applying the ZOH method [20] to discretise the system d (i abc (t))/dt = Ai abc (t) + Bv abc (t) given in (1), it results in a discrete time system with the form i abc (n + 1) = Gi abc (n) + Hv abc (n). Where In the RC design a first-order moving average filter with null phase displacement is used. The filter's transfer function is given by F lp (z) = ℓ i z + ℓ 0 + ℓ i z −1 [14] . Where ℓ i = 0.25 and ℓ 0 = 0.5.
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